





gll May 2000


Circuit Design Considerations

Circuit Schematic




C1	10nF	IC1	DPM400
C2	33uF	IC2	TL071CP
C3	1nF	IC3	MC14013BCN
VR1	10K		
P1	1K Multi		
FET1	VN10KM		
D1	IN4148		

R1	22K
R2	4K7
R3	8K2
R4	4K7
R5	11K
R6	10K
R7	10K
R8	10K
R9	10K
R10	6M8
R11	10K



Schematics



~~24.~~ 57ks DURATION

Target : 43800 hrs. Cell cap 1 AH. -
current draw =

Target : 43800 hrs. less 5%

Target average current draw = 22.83 μ A
4.54 μ A @ 2.2s period / 50ms pulse + internal
+ internal

3 1/3 μ A @ 3s period / 50ms pulse + internal

3/3 μA ✓
@ 20s period / 50ms pulse + interval
0.625 μA ○

1112.
2382.
3442

Walt
H. H. H. H.