




	C1	10NF			
	C2	33MF0	IC1	OPM498	
R3	8K2	C3	SEE NOTE		
R4	4.7K	UR1	10K	IC3	MC14013BCP
R6	10K	DISP	OPM498		
		FET1	UN18KM		
R8	10K				
R9	10K	D1	1N418		
R10	6M8				
R11	10K				

COMPANY VANDAGRAPH


DRAWING

MODEL

DRAWING NUMBER

DATE 1 JUL 1984




ENGINEER MD T MELLIN



PCB layout

component sites

PCB mask



40/2mm


45mm
2mm

Scale
1:1.


New PCB Layout for Original VN202 circuit

Circuit Design Considerations


Circuit Schematic



R1	22K	C1	10nF	IC1	DPM400
R2	4K7	C2	33 μ F	IC2	TL071CP
R3	8K2	C3	1nF	IC3	MC14013BCN
R4	4K7	VR1	10K		
R5	11K	P1	1K Multi		
R6	10K	FET1	VN10KM		
R8	10K	D1	1N4148		
R9	10K				
R10	6M8				
R11	10K				



↓



~~HW.~~ 57ks DURATION

Target : 43800 Lrs. Cell cap 1 AH. =

Target : 43800 hrs. cost 50p

Target average current draw = 22.83 μ A

4.54 μ A @ 2.25 period / 50ms pulse + internal


+ internal

3 1/3 μ A @ 3s period / 50ms pulse + internal

3/3 μA $\odot$
@ 20s period / 50ms pulse + interval
0.625 μA $\odot$

11/2.
2382.
3442

Walt
A. Baird
0473 702155



gll May 2000

