

LCD MODULE SPECIFICATION

Model: ZCG9864A - _ _ - - _ - _

Revision	02
Engineering	Liu Jie
Date	10 Mar 2010
Our Reference	ZX90906X

ADDRESS: BLOCK B4, SHAHE INDUSTRIAL TOWN, NANSHAN, SHENZHEN, CHINA
TEL: (86) 755-8609 6773 (SALES OFFICE) (86) 755-8609 3711 (GENERAL OFFICE)
FAX: (86) 755-8609 6870 (SALES OFFICE) (86) 755-8609 6971 (GENERAL OFFICE)

E-MAIL : office@cloverchina.com
URL : http://www.cloverchina.com

MODE OF DISPLAY

Display mode STN: Yellow green Grey Blue (negative) FSTN positive FSTN negative	Display cond Reflective Transflect Transmiss Others	type ive type	Viewing direction 6 O' clock 12 O' clock 3 O' clock 9 O' clock
LCD MODULE NUMBER	NOTATION:		
<u>ZCG9864A- N N - S R -</u>	N 6 – T	*(1)Model	number of standard LCD Modules
		*(2)Backlig	
(1) (2) (3) (4) (5)	(6) (7) (8)		N – No backlight
			E – EL backlight
			L – Side-lited LED backlight
			M- Array LED backlight
			C – CCFL
		*(3)Backlig	ght color
			N – No backlight
			A – Amber
			B – Blue
			O– Orange
			W–White
			Y – Yellow green
		*(4)Display	
			T – TN
			V – TN (Negative)
			S – STN Yellow green
			G – STN Grey
			B – STN Blue (Negative)
			F – FSTN
		*(5) D	N – FSTN (Negative)
		*(5)Rear po	R – Reflective
			F – Transflective
			T – Transmissive
		*(6) Tompo	
		*(6)Tempe	N – Normal
			W– Extended
		*(7)Viewin	
		(/) VICWIII	6 – 6 O'clock
			2 – 12 O'clock
			3 – 3 O'clock
			9 – 9 O'clock
		*(8)Special	code for other requirements
			be omitted if not used)

SPEC. REV.02 PAGE 1 OF 17

GENERAL DESCRIPTION

Display mode : 98 x 64 dots, Graphic COG LCD module

Interface : Serial

Driving method : 1/65 duty, 1/9 bias

Controller IC : Sitronix ST7565P-G or equivalent

For the detailed information, please refer to the IC specifications.

MECHANICAL DIMENSIONS

Item	em Dimension Ur		Dimension		Item	Dimension	Unit
Outline Dimension			Viewing Area	34.0(L)x22.0(W)	mm		
No Backlight (N)	37.0(L)x33.0(W)x2.1max.(H)	mm	Dot Pitch	0.30(L)x0.30(W)	mm		
LED Sided Backlight(L)	37.0(L)x33.8(W)x5.5max.(H)	mm	Dot Size	0.27(L)x0.27(W)	mm		


CONNECTOR PIN ASSIGNMENT

Pin No.	Symbol	Function
1	V0	
2	V1	
3	V2	Supply voltage for LCD driver
4	V3	
5	V4	
6	CAP2N	
7	CAP2P	
8	CAP1P	Programming 1
9	9 CAPIN	Booster terminal
10	CAP3P	
11	Vout	
12	Vss	Ground (0V)
13	Vdd	Supply voltage for logic
14	SI	Serial data input
15	SCL	Serial clock input
16	A0	Data / Command select pin
17	/RES	Reset
18	/CS1	Chip select signal
* 19	A	Voltage supply for backlight (VE+)
* 20	K	Voltage supply for backlight (VE-)


Note (*): Pin 19, 20 are used for backlight version.

SPEC. REV.02 PAGE 2 OF 17

COUNTER DRAWING OF MODULE DIMENSION



COUNTER DRAWING OF PIN OUT & BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Please make sure not to exceed the following maximum rating values under the worst application conditions. Unless otherwise noted, Vss=0V

Para	meter	Symbol	Conditions	Unit
Power Supply Voltage		VDD	0.3 ~ 3.6	٧
Power supply voltage (VD	o standard)	VDD2	0.3 ~ 3.6	٧
Power supply voltage (VDD	standard)	Vo, Vout	0.3 ~ 14.5	٧
Power supply voltage (VDD	standard)	V1, V2, V3, V4	V0 to 0.3	٧
Operating temperature		Topr	-30 to +85	C
Storage temperature	Bare chip	Tstr	-65 to +150	c

ELECTRICAL CHARACTERISTICS

ELECTRICAL CHA	AKACI	FK12	1105			Conditions: VSS=0V, Ta=25 C						
Item	Symbol	MIN.	TYP.	MAX.	Unit	Item	Symbol	MIN.	TYP.	MAX.	Unit	
Supply Voltage for Logic	VDD	2.75	3.0	3.25	V	"H"Level Input Voltage	VIH	0.8VDD	_	VDD	V	
Supply Current for Logic	IDD	_	180	300	μΑ	"L"Level Input Voltage	VIL	0	_	0.2VDD	V	
Operating Voltage for LCD	VLCD	7.8	8.0	8.2	V	_	_	_		_	_	
Side-lited LED Backligh	t Forwar	d Volt	age (Vi	F)		Side-lited LED Backlight Forward Current (IF)						
White	VBL	3.3	3.5	3.7	V	White	IBL	_	30	50	mA	
Blue	VBL	3.3	3.5	3.7	V	Blue	IBL	_	30	50	mA	
Yellow Green	VBL	_	_	_	V	Yellow Green	IBL	_	_	_	mA	

SPEC. REV.02 PAGE 5 OF 17

INSTRUCTIONS TABLE

Command			Command Code					9	Function			
Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
(1) Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0	LCD display ON/OFF 0: OFF, 1: ON
(2) Display start line set	0	1	0	0	1	Di	spla	y st	art a	ddr	ess	Sets the display RAM display start line address
(3) Page address set	0	1	0	1	0	1	1	Pa	ige a	addr	ess	Sets the display RAM page address
(4) Column address set upper bit Column address set lower bit	0	1	0	0	0	0	1	coli Lea	umn asts	ado igni	cant Iress ficant Iress	Sets the most significant 4 bits of the display RAM column address. Sets the least significant 4 bits of the display RAM column address.
(5) Status read	0	0	1		St	atus		0				Reads the status data
(6) Display data write	1	1	0			١	Write	e da	ta			Writes to the display RAM
(7) Display data read	1	0	1			F	Rea	d da	ta			Reads from the display RAM
(8) ADC select	0	1	0	1	0	1	0	0	0	0	0	Sets the display RAM address SEG output correspondence 0: normal, 1: reverse
(9) Display normal/ reverse	0	1	0	1	0	1	0	0	1	1	0 1	Sets the LCD display normal/ reverse 0: normal, 1: reverse
(10) Display all points ON/OFF	0	1	0	1	0	1	0	0	1	0	0 1	Display all points 0: normal display 1: all points ON
(11) LCD bias set	0	1	0	1	0	1	0	0	0	1	0 1	Sets the LCD drive voltage bias ratio 0: 1/9 bias, 1: 1/7 bias (ST7565P)
(12) Read/modify/write	0	1	0	1	1	1	0	0	0	0	0	Column address increment At write: +1 At read: 0
(13) End	0	1	0	1	1	1	0	1	1	1	0	Clear read/modify/write
(14) Reset	0	1	0	1	1	1	0	0	0	1	0	Internal reset
(15) Common output mode select	0	1	0	1	1	0	0	0 1	*	*	*	Select COM output scan direction 0: normal direction 1: reverse direction
(16) Power control set	0	1	0	0	0	1	0	1		oera ode	ting	Select internal power supply operating mode
(17) Vo voltage regulator internal resistor ratio set	0	1	0	0	0	1	0	0	Re	esist atio	or	Select internal resistor ratio(Rb/Ra) mode
(18) Electronic volume mode set Electronic volume register set	0	1	0	1 0	0	0 Ele	0 ctro	0 nic v	0 olur/		1 /alue	Set the Vo output voltage electronic volume register
(19) Static indicator ON/OFF Static indicator	0	1	0	1	0	1	0	1	1	0	0	0: OFF, 1: ON
register set				0	0	0	0	0	0	0	Mode	
(20) Booster ratio set	0	1	0	1 0	1 0	1 0	1 0	1 0	0		0 p-up alue	select booster ratio 00: 2x,3x,4x 01: 5x 11: 6x
(21) Power saver												Display OFF and display all points ON compound command
(22) NOP	0	1	0	1	1	1	0	0	0	1	1	Command for non-operation
(23) Test	0	1	0	1	1	1	1	*	*	*	*	Command for IC test. Do not use this command


SPEC. REV.02 PAGE 6 OF 17

COMMAND DESCRIPTION

(1) Initialization

Note: With this IC, when the power is applied, LCD driving non-selective potentials V2 and V3 (SEG pin) and V1 and V4 (COM pin) are output through the LCD driving output pins SEG and COM. When electric charge is remaining in the smoothing capacitor connecting between the LCD driving voltage output pins (V0 ~ V4) and the Vss pin, the picture on the display may become totally dark instantaneously when the power is turned on. To avoid occurrence of such a failure, we recommend the following flow when turning on the power.

When the built-in power is being used immediately after turning on the power:




* The target time of 5ms will result to vary depending on the panel characteristics and the capacitance of the smoothing capacitor. Therefore, we suggest you to conduct an operation check using the actual equipment.

Notes: Refer to respective sections or paragraphs listed below.

- *1: Description of functions; Resetting circuit
- *2: Command description; LCD bias setting
- *3: Command description; ADC selection
- *4: Command description; Common output state selection
- *5: Description of functions; Power circuit & Command description; Setting the built-in resistance radio for regulation of the V0 voltage
- *6: Description of functions; Power circuit & Command description; Electronic volume control
- *7: Description of functions; Power circuit & Command description; Power control setting

SPEC. REV.02 PAGE 7 OF 17

2. When the built-in power is not being used immediately after turning on the power:




^{*} The target time of 5ms will result to vary depending on the panel characteristics and the capacitance of the smoothing capacitor. Therefore, we suggest you to conduct an operation check using the actual equipment.

Notes: Refer to respective sections or paragraphs listed below.

- *1: Description of functions; Resetting circuit
- *2: Command description; LCD bias setting
- *3: Command description; ADC selection
- *4: Command description; Common output state selection
- *5: Description of functions; Power circuit & Command description; Setting the built-in resistance radio for regulation of the V0 voltage
- *6: Description of functions; Power circuit & Command description; Electronic volume control
- *7: Description of functions: Power circuit & Command description: Power control setting
- *8: The power saver ON state can either be in sleep state or stand-by state. Command description; Power saver START (multiple commands)

SPEC. REV.02 PAGE 8 OF 17

(2) Data Display




Notes: Reference items

- *9: Command Description; Display start line set
- *10: Command Description; Page address set
- *11: Command Description; Column address set
- *12: Command Description; Display data write
- *13: Command Description; Display ON/OFF

Avoid displaying all the data at the data display start (when the display is ON) in white.

(3) Power OFF *14



Notes: Reference items

- *14: The logic circuit of this IC's power supply VDD VSS controls the driver of the LCD power supply VSS V0. So, if the power supply VDD VSS is cut off when the LCD power supply VSS V0 has still any residual voltage, the driver (COM. SEG) may output any uncontrolled voltage. When turning off the power, observe the following basic procedures:
 - After turning off the internal power supply, make sure that the potential V₀ ~ V₄ has become below the threshold voltage of the LCD panel, and then turn off this IC's power supply (V_{DD} V_{SS}). 6. Description of Function, 6.7 Power Circuit
- *15: After inputting the power save command, be sure to reset the function using the /RES terminal until the power supply VDD VSS is turned off. 7. Command Description (20) Power Save
- *16: After inputting the power save command, do not reset the function using the /RES terminal until the power supply VDD VSS is turned off. 7. Command Description (20) Power Save

SPEC. REV.02 PAGE 9 OF 17

DC CHARACTERISTICS

Unless otherwise specified, Vss = 0 V, VDD = 3.0 V ± 10%, Ta = -30 to 85℃

Item S		Cumbal	Con	dition		Rating		Units	Applicable		
ite	;111	Symbol	COI	Condition		Тур.	Max.	UIIIIS	Pin		
Operating	Voltage (1)	VDD				_	3.3	٧	V _{SS} *1		
Operating	Voltage (2)	VDD2	(Relative to	(Relative to VSS)		(Relative to Vss)		_	3.3	٧	V _{SS}
High-level Ir	nput Voltage	VIHC			0.8 x V _{DD}	_	V _{DD}	٧	*3		
Low-level Ir	put Voltage	VILC			Vss	-	0.2 x V _{DD}	٧	*3		
High-level O	High-level Output Voltage		IOH = -0.5 I	mA	0.8 x V _{DD}	_	V _{DD}	٧	*4		
Low-level Ou	ıtput Voltage	Volc	IOL = 0.5 mA		V _{SS}	_	0.2 x V _{DD}	٧	*4		
Input leaka	age current	I LI	VIN = VDD or VSS		-1.0	_	1.0	μΑ	*5		
Output leak	age current	JL0	VIN = VDD (or VSS	-3.0	_	3.0	μΑ	*6		
Liquid Cryst	al Driver ON	D-11	Ta = 25℃	V ₀ = 13.0 V	_	2.0	3.5	IZO.	SEGn		
Resis	tance	Ron	(Relative to Vss)	V ₀ = 8.0 V	_	3.2	5.4	ΚΩ	COMn *7		
Static Consun	nption Current	ISSQ	Vo = 13.0 V	1	_	0.01	2	μ A	V_{DD}, V_{DD2}		
Output Leak	age Current	I5Q	(Relative to	Vss)	_	0.01	10	μΑ	VO		
Input Termina	l Capacitance	CIN	Ta = 25℃ ,	f = 1 MHz	_	5.0	8.0	pF			
	Internal Oscillator	fosc	1/65 duty	To = 0500	17	20	24	kHz	*8		
Oscillator	External Input	fcL	1/33 duty	Ta = 25℃	17	20	24	kHz	CL		
Frequency	Internal Oscillator	fosc	1/49 duty 1/53 duty	Ta = 2590	25	30	35	kHz	*8		
	External Input	fcL	1/55 duty	Ta = 25℃	25	30	35	kHz	CL		

SPEC. REV.02 PAGE 10 OF 17

TIMING CHARACTERISTICS




Table 24

(VDD = 3.3V, Ta = -30 to 85℃)


Item	Signal	Symbol	Condition	Rat		Units
Itelli	Signal	Syllibol	Condition	Min.	Max.	Ullits
Address hold time		tah8		0	_	
Address setup time	A0	tAW8		0	_	
System cycle time		tcyc8		240	_	
Enable L pulse width (WRITE)	WR	tcclw		80	_	
Enable H pulse width (WRITE)	VVIX	tcchw		80	_	
Enable L pulse width (READ)	RD	tcclr		140	_	Ns
Enable H pulse width (READ)	ND	tcchr		80		
WRITE Data setup time		tDS8		40	_	
WRITE Address hold time	D0 to D7	tDH8		0	_	
READ access time	ולו טו טען	tACC8	CL = 100 pF	_	70	
READ Output disable time		tOH8	CL = 100 pF	5	50	

SPEC. REV.02 PAGE 11 OF 17

DISPLAY DATA RAM

The display data RAM stores the dot data for the LCD. It has a 65 (8 page x 8 bit +1) x 132 bit structure.


As is shown in Figure 3, the D7 to D0 display data from the MPU corresponds to the LCD display common direction; there are few constraints at the time of display data transfer when multiple ST7565P are used, thus and display structures can be created easily and with a high degree of



Display data RAM

freedom.

Moreover, reading from and writing to the display RAM from the MPU side is performed through the I/O buffer, which is an independent operation from signal reading for the liquid crystal driver. Consequently, even if the display data RAM is accessed asynchronously during liquid crystal display, it will not cause adverse effects on the display (such as flickering).



Liquid crystal display

Figure 3

The Page Address Circuit

Page address of the display data RAM is specified through the Page Address Set Command. The page address must be specified again when changing pages to perform access. Page address 8 (D3, D2, D1, D0 = 1, 0, 0, 0) is a special RAM for icons, and only display data D0 is used. (see Figure 4)

The Column Addresses

The display data RAM column address is specified by the Column Address Set command. The specified column address is incremented (+1) with each display data read/write command. This allows the MPU display data to be accessed continuously. Moreover, the incrementing of column addresses stops with 83H. Because the column address is independent of the page address, when moving, for example, from page 0 column 83H to page 1 column 00H,

it is necessary to respective both the page address and the column address.

Furthermore, as is shown in Table 4, the ADC command (segment driver direction select command) can be used to reverse the relationship between the display data RAM column address and the segment output. Because of this, the constraints on the IC layout when the LCD module is assembled can be minimized. As is shown in Figure 4,

Table 4

SEG Output ADC	SEG0		SEG 131
(D0) "0"	0 (H)	→ Column Address →	83 (H)
(D0) "1"	83 (H)	← Column Address ←	0 (H)

The Line Address Circuit

The line address circuit, as shown in Table 4, specifies the line address relating to the COM output when the contents of the display data RAM are displayed. Using the display start line address set command, what is normally the top line of the display can be specified (this is the COM0 output when the common output mode is normal, and the COM63 output

for ST7565P, the detail is shown page.11 The display area is a 65 line area for the ST7565P.

If the line addresses are changed dynamically using the display start line address set command, screen scrolling, page swapping, etc. can be performed.

SPEC. REV.02 PAGE 12 OF 17

ELECTRO-OPTICAL CHARACTERISTICS

MEASURING CONDITION: POWER SUPPLY = VOP / 64 Hz

TEMPERATURE = 23 ± 5 °C

RELATIVE HUMIDITY = $60 \pm 20 \%$

ITEM	SYMBOL	UNIT	TYP	DEFINITION
RESPONSE TIME	Ton	ms	220	APPEND 2
	$T_{ m off}$	ms	280	APPEND 2
D.C. RESISTANCE	R _{LC}	$M\Omega$	100	APPEND 3
CURRENT CONSUMPTION	I_{op}	μΑ	100	APPEND 3
CONTRAST RATIO	$C_{\rm r}$	-	12	-
	V 3:00	0	40	APPEND 4
VIEWING ANGLE	V 6:00	0	70	APPEND 4
(C _r ≥ 2)	V 9:00	٥	40	APPEND 4
	V _{12:00}	0	50	APPEND 4

THE ELECTRO-OPTICAL CHARACTERISTICS ARE MEASURED VALUE BUT NOT GUARANTEED ONES.

RELIABILITY OF LCD MODULE

ITEM	TEST CONDITION	TIME
High temperature operating	50°C	240 hours
Low temperature operating	0°C	240 hours
High temperature storage	60°C	240 hours
Low temperature storage	-10°C	240 hours
Temperature-humidity storage	40°C 90% R.H.	96 hours
Temperature cycling	-10°C <=> 60°C 30 MIN DWELL	5 cycles
Vibration Test at LCM Level	Freq 10-55 Hz Sweep rate: 10-55-10 at 1 min Sweep mode Linear Displacement: 2 mm p-p 1 Hour each for X, Y, Z	_

SPEC. REV.02 PAGE 13 OF 17

SAMPLING METHOD

SAMPLING PLAN: MIL-STD 105E

CLASS OF AQL: LEVEL II/ SINGLE SAMPLING

 $MAJOR-0.65\% \qquad MINOR-1.5\%$


QUALITY STANDARD

DEFECT	CRITERIA	ТҮРЕ	FIGURE
SHORT CIRCUIT	-	MAJOR	-
MISSING SEGMENT	-	MAJOR	-
UNEVEN / POOR CONTRAST	-	MAJOR	-
CROSS TALK	-	MAJOR	-
PIN HOLE	$MAX(a,b) \leq 1/4 W$	MINOR	1
EXCESS SEGMENT	$MAX(c,d) \leq 1/4T$	MINOR	1
BUBBLES	d*≤ 0.2 QTY=2	MINOR	2
BLACKS SPOTS	d ≤ 0.2 QTY≤2	MINOR	2
	0.2 <d≤0.3 qty≤1<="" td=""><td></td><td></td></d≤0.3>		
	d>0.3 QTY=0		
LINE SCRATCHES	x≤0.5 y≤0.05 QTY=1	MINOR	3
BLACK LINE	x≤0.5 y≤0.05 QTY=1	MINOR	3

* $d = MAX(d_1,d_2)$

** N. A . = NOT APPLICABLE

DEFECT TABLE: B




LINE SCRATCHES / BLACK LINE fig . 3


SPEC. REV.02 PAGE 14 OF 17

QUALITY STANDARD (CONT .)

	DEFECT	CRITERIA		TYPE	FIGURE
	CONTACT EDGE	e≤1/2T f<1/4W	g<2.0		4
CHIPS	BOTTOM GLASS	p<0.5 q<2.0	r<1/2T	MINOR	4
	CORNER	a≤1.5 b≤1/2W			4
	TOP GLASS	a<2.5 b<1/2T	c<1/3W		5
GLASS PROTRUSION		a <1/5 W		MINOR	6
RAINBOV	W	-		MINOR	-

UNLESS STATE OTHERWISE , ALL UNIT ARE IN MILLIMETER .





SPEC. REV.02 PAGE 15 OF 17

HANDLING PRECAUTIONS

(1) CAUTION OF LCD HANDLING & CLEANING

Use soft cloth with solvent (recommended below) to clean the display surface and wipe lightly.

- Isopropyl alcohol, ethyl alcohol, trichlorotriflorothane

Do not wipe the display surface with dry or hard materials that will damage the polarizer surface. Do not use the following solvent;

-water, ketone, aromatics

(2) CAUTION AGAINST STATIC CHARGE

The LCD modules use CMOS LSI drivers, so customers are recommend that any unused input terminal would be connected to V_{DD} or V_{SS} , do not input any signals before power is turned on, and ground your body, work/assembly areas, assembly equipment to protect against static electricity.

Remove the protective film slowly and, if possible, under ESD control device like ion blower and humidity of working room should be kept over 50%RH to reduce risk of static charge.

(3) PACKAGING

Avoid intense shock and falls from a height and do not operate or store them exposed direct to sunshine or high temperature/humidity.

(4) CAUTION FOR OPERATION

It is an indispensable condition to drive LCD's within the specified voltage limit since the higher voltage than the limit causes the shorter LCD life. The use of direct current drive should be avoided because an electrochemical reaction due to direct current causes LCD's undesirable deterioration.

Response time will be extremely delayed at low temperature, and LCD's show dark color at high temperature. However those phenomena do not mean malfunction or out of order with LCD's.

Some font will be abnormally displayed when the display area is pushed hard during operation. But it resumes normal condition after turning off once.

(5) SOLDERING (for Pin type)

It is recommended to complete dip soldering at $270\,^{\circ}\text{C}$ or hand soldering at $280\,^{\circ}\text{C}$ within 3 seconds. The soldering position is at least 3mm apart from the pin head. Wave or reflow soldering are not recommended. Metal pins should not be soldered for more than 3 times and each soldering should be done after cool down of metal pins.

(6) SAFETY

For crash damaged or unnecessary LCD's, it is recommended to wash off liquid crystal by either of solvents such as acetone and ethanol and should be burned up later.

When any liquid leaked out of a damaged glass cell comes in contact with your hands, wash it off with soap and water.

WARRANTY


CLOVER CHINA will replace or repair any of her LCD module in accordance with her LCD specification for a period of one year from date of shipment. The warranty liability of CLOVER CHINA is limited to repair and/or replacement. CLOVER CHINA will not be responsible for any subsequent or consequential event.

SPEC. REV.02 PAGE 16 OF 17

APPENDIX

LOT INDICATION OF LCD MODULE


CODING SYSTEM:



COLOR CODE:

	COLOR
0	BLACK
1	BROWN
2	RED
3	ORANGE
4	YELLOW
5	GREEN
6	BLUE
7	PURPLE
8	GREY
9	WHITE

LOCATION AS SHOWN BELOW:



SPEC. REV.02 PAGE 17 OF 17